

09/659735
09/11/00

Variable	Unit	Mean	Standard deviation	Minimum	Maximum
Age	Years	34.5	10.2	18	65
Gender	Male/Female	50/50	0	0	1
Marital status	Married/Single	60/40	0	0	1
Education	High school/College/Postgraduate	30/40/30	0	0	1
Income	Low/Medium/High	30/40/30	0	0	1
Occupation	Professional/Managerial/Service/Unemployed	20/30/30/20	0	0	1
Health status	Good/Fair/Poor	40/30/30	0	0	1
Smoking status	Smoker/Non-smoker	20/80	0	0	1
Alcohol consumption	Regular/Occasional/None	10/40/50	0	0	1
Exercise frequency	Regularly/Occasionally/Never	20/30/50	0	0	1
Stress level	Low/Medium/High	30/40/30	0	0	1
Sleep quality	Good/Fair/Poor	40/30/30	0	0	1
Dietary habits	Healthy/Unhealthy	50/50	0	0	1
Family size	1-2/3-4/5+	30/40/30	0	0	1
Work-life balance	Good/Fair/Poor	40/30/30	0	0	1
Life satisfaction	High/Medium/Low	30/40/30	0	0	1

Sir:

2. The Filing Fee is calculated below:

Basic Fee							\$	690.00
Total Claims	27	-	20	=	7	x	18	= \$ 126.00
Independent Claims	3	-	3	=	0	x	78	= \$ 0.00
Total Filing Fee							\$	816.00

3. A check including the amount of \$816.00 is enclosed to cover the Filing Fee.

4. Cancel claim 2 before calculating the Filing Fee.

5. The Commissioner is hereby authorized to charge any additional fees which may be required, or to credit any overpayment, to Deposit Account No. 50-1417. A duplicate copy of this Request is enclosed for this purpose.

6. Amend the specification by inserting, before the first line:

--This is a continuation application of U.S. Serial No. 08/930,219, filed October 20, 1997, which is a 371 of PCT/JP96/01104 filed April 24, 1996, and a CIP of 08/633,486 filed April 17, 1996, now U.S. Patent No. 5,712,792, and a CIP of 08/633,053 filed April 24, 1996, now U.S. Patent No. 5,923,189.--.

7. New drawings are enclosed, thirty-four (34) sheets, Figs. 1-13(b).

8. The power of attorney is set forth in the Declaration in the prior application or an associate power of attorney is hereby granted to:

Jeffrey M. Ketchum, Registration No. 31,174
Shrinath Malur, Registration No. 34,663
John R. Mattingly, Registration No. 30,293
Daniel J. Stanger, Registration No. 32,846
Gene W. Stockman, Registration No. 21,021.

There is no change in the correspondence address.

Address all future correspondence to:

MATTINGLY, STANGER & MALUR, P.C.
104 East Hume Avenue
Alexandria, Virginia 22301
(703) 684-1120.


9. The prior application is assigned to Hitachi, Ltd.

10. Priority of the following Japanese patent applications is claimed under 35 U.S.C. § 119:

No. 7-99204, filed April 25, 1995; and
No. 7-96487, filed April 21, 1995.

The certified priority documents have been filed in the parent application.

The undersigned hereby declares that no matter contained in the specification, including the claims, and drawings filed in the present continuation application would have been new matter in the prior application Serial No. 08/930,219, as originally filed on October 20, 1997.



John R. Mattingly
Registration No. 30,293
Attorney of Record

MATTINGLY, STANGER & MALUR
104 East Hume Avenue
Alexandria, Virginia 22301
(703) 684-1120
Date: September 11, 2000

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Prior Application: Y. SASAKI et al
Serial No. 08/930,219
Filed: October 20, 1997

Group Art Unit: 2763
Examiner: H. Jones
For: METHOD FOR DESIGNING SEMICONDUCTOR
INTEGRATED CIRCUIT AND AUTOMATIC
DESIGNING DEVICE

PRELIMINARY AMENDMENT

Commissioner of Patents
Washington, D.C. 20231

Sir:

Prior to examination on the merits, please amend the
above-identified application as follows:

IN THE ABSTRACT OF THE DISCLOSURE

Please delete the Abstract, and substitute therefor the
Abstract of the Disclosure on the attached separate page.

IN THE SPECIFICATION

Page 4, line 8, after "circuit" insert --(called as a
pass transistor logic circuit)--;

Page 4, line 9, after "transistor" insert --logic--;

Page 4, line 10, after "of" insert --a logic--;

Page 4, line 26, after "transistor" insert --logic--;

Page 4, line 28, after "transistor" insert --logic--.

Page 5, line 2, change "the configured" to --each--;

Page 5, line 3, after "circuit" insert --included in the
pass transistor logic circuit--;

Page 5, line 4, change "a" (second occurrence) to
--each--;

Page 5, line 5, after "configured" insert --pass
transistor logic--;

Page 5, line 16, after "of" insert --circuit--;

Page 5, line 27, after "4" insert --(a) and (b)--;

Page 5, line 27, after "5" insert --(a) and (b)--;

Page 5, line 28, change "Fig." to --Figs.--;

Page 5, line 28, after "4" insert --(a) and (b)--;

Page 5, line 28, change "shows" to --show--.

Page 6, line 3, after "'AN'" insert --, etc.--;

Page 6, line 4, after "'AN'" insert --, etc.--;

Page 6, line 25, change "Fig." to --Figs.--;

Page 6, line 25, after "5" insert --(a) and (b)--;

Page 6, line 25, change "shows" to --show--.

Page 8, line 12, after "3" insert --(a) to (d)--;

Page 8, line 13, change "an" to --a--;

Page 8, line 14, delete "automatic";

Page 8, line 18, after "having" insert --a circuit
designer input--;

Page 8, line 19, delete "being inputted";

Page 8, line 25, change "the" to --inputted--;

Page 8, line 25, delete "as given by";

Page 8, line 26, delete "a designer".

Page 17, line 14, after ")" insert --(not shown)--;

Page 17, line 15, after ")" insert --(not shown)--;

Page 17, line 17, after ")" insert --(not shown)--;

Page 17, line 18, after "device" insert --(not shown)--;

Page 17, line 23, delete "reference";

Page 17, line 26, after "inputted" insert --by a
designer--.

Page 18, line 1, delete "(reference)";

Page 18, line 3, change "a" to --the--;

Page 18, line 5, after "306" insert --, 306B, 306D, 306E
and 308 to 310--;

Page 18, line 16, delete " subsequent step (e)";

Page 18, line 16, change "are replaced with a" to
--, wherein each--;

Page 18, line 17, after "circuit" insert --is--;

Page 18, line 17, change "step" to --paragraph--;

Page 18, line 17, after "shown" insert --by the circuit
323--.

Page 19, line 3, after "to" (second occurrence) insert
--the circuit 323 in--;

Page 19, line 6, after "transistor" insert --logic--;

Page 19, line 6, after "circuit" insert --(not shown)--;

Page 19, line 8, after "the" (first occurrence) insert
--target--.

Page 25, line 15, after "3" insert --(a) to (d)--;

Page 25, line 15, after "6" insert --(a) to (c)--;

Page 25, line 15, after "7" insert --(a) to (c)--;

Page 25, line 15, after "8" insert --(a) to (e)--;

Page 25, line 16, after "3" (first occurrence) insert
--(a) to (d)--;

Page 25, line 16, after "6" (first occurrence) insert
--(a) to (c)--;

Page 25, line 16, after "shows" insert --the procedure of
designing the same--;

Page 25, line 19, after "6" insert --(c)--.

Page 26, line 5, after "3" (first occurrence) insert
--(d)--;

Page 26, line 8, change "graph" to --diagram--;

Page 26, line 11, change "graph" to --diagram--;

Page 26, line 28, after "7" insert --(a) to (c)--;

Page 26, line 28, after "8" insert --(a) to (e)--.

Page 28, line 11, change "graphs" to --diagrams--;

Page 28, line 13, change "graphs" to --diagrams--;

Page 28, line 23, change "graph" to --diagram--;

Page 28, line 26, change "graph" to --diagram--.

Page 30, line 2, change "graphs" to --diagrams--;

Page 30, line 5, change "graph" to --diagram--.

Page 32, line 3, after "8" insert --(d)--;

Page 32, line 19, after "8" insert --(d)--;

Page 32, line 28, after "8" insert --(d)--.

Page 33, line 10, after "8" insert --(d)--;

Page 33, line 17, after "8" insert --(d)--;

Page 33, line 26, after "8" insert --(d)--.

Page 34, line 5, after "8" insert --(d)--;

Page 34, line 18, after "9" insert --(f)--.

Page 35, line 7, change "graph" to --diagram--;

Page 35, line 8, change "graph" to --diagram--;

Page 35, line 9, change "graph" to --diagram--;

Page 35, line 10, change "graph" to --diagram--;

Page 35, line 11, change "graph" to --diagram--;

Page 35, line 14, change "graph" to --diagram--;

Page 35, line 19, change "graphs" to --diagrams--;

Page 35, line 20, change "graphs" to --diagrams--;

Page 35, line 20, change "graph" to --diagram--;

Page 35, line 21, change "graph" to --diagram--;

Page 35, line 22, change "graph" to --diagram--;

Page 35, line 23, change "graph" to --diagram--;

Page 35, line 24, change "graph" to --diagram--;

Page 35, line 26, change "graphs" to --diagrams--;

Page 35, line 26, change "graph" to --diagram--;

Page 35, line 28, change "graph" (first and second occurrence) to --diagram--.

Page 36, line 11, change "graph" to --diagram--;

Page 36, line 2, change "graph" to --diagram--;

Page 36, line 6, change "graphs" to --diagrams--.

IN THE CLAIMS

Cancel claim 1, and add new claims 3-29 as follows:

--3. A method of designing a logic circuit to be implemented as a semiconductor integrated circuit, the method comprising steps to be executed by a designing device, the steps including:

forming a binary decision diagram, based on a logic function which defines logic relationship between logic inputs and logic outputs of a logic circuit to be designed;

determining a pass-transistor logic circuit corresponding to said binary decision diagram, said pass-transistor logic including a plurality of pass-transistor circuits each corresponding to one of plural nodes which compose said binary decision diagram;

simulating circuit characteristic of said pass-transistor logic circuit;

replacing at least one partial diagram of said binary decision diagram which influences upon circuit characteristics of said pass-transistor logic circuit by another partial diagram, if said simulated circuit characteristic does not meet a predetermined target specification; and

repeating said determining step to said simulating step, with respect to said binary decision diagram after said replacing step;

wherein said at least one partial diagram comprises a plurality of nodes connected in a cascade;

wherein said another partial diagram comprises one node which is used instead of said plurality of nodes, and a plurality of nodes which generate logical combination of a plurality of control variables each supplied to one of said plurality of nodes included in said one partial diagram, and supplies said logical combination to said one node as a control variable.

--4. A method of designing a logic circuit according to Claim 3, further comprising a step of selecting said at least one partial diagram to be replaced, within said formed binary decision diagram, based upon a kind of said predetermined target specification.

--5. A method of designing a logic circuit according to Claim 3, further comprising a step of determining said another partial diagram, based upon structure of said at least one partial diagram.

--6. A method of designing a logic circuit according to Claim 3, further comprising the steps of:

judging whether said simulated circuit characteristic meets said predetermined target specification; and

executing said replacing step when said simulated circuit characteristic does not meet said predetermined target specification.

--7. A method of designing a logic circuit according to Claim 3:

wherein said predetermined target specification relates to delay time of said logic circuit to be designed;

wherein said at least one partial diagram is one which corresponds to a circuit portion which influences upon delay time of said pass-transistor logic circuit generated.

--8. A method of designing a logic circuit according to Claim 3,

wherein said replacing step comprises a step of replacing a plurality of partial diagrams by another partial diagram;

wherein each of said plurality of partial diagrams comprises a plurality of nodes and has the same structure with each other;

wherein said another partial diagram comprises a plurality of nodes each used instead of one of said plurality

of partial diagrams, and one partial diagram provided in common to said plurality of nodes;

wherein said one partial diagram provided in common generates logical combination of a plurality of control variables each supplied to one of said plurality of nodes included in each of said plurality of partial diagrams, and supplying said logical combination to each of said plurality of nodes used instead of said plurality of partial diagrams, as a control variable.

--9. A method of designing a logic circuit according to Claim 8, wherein said predetermined target specification relates to at least one of consumption of electric power and a circuit area of said logic circuit to be designed.

--10. A method of designing a logic circuit according to Claim 3, wherein said predetermined target specification relates to delay time of said that logic circuit to be designed.

--11. A method of designing a logic circuit according to Claim 3, wherein said predetermined target specification relates to at least one of consumption of electric power and a circuit area of said logic circuit to be designed.

--12. A method of manufacturing semiconductor integrated circuit, comprising the steps of:

designing a logic circuit with a designing device;

generating a plurality of mask patterns for production of said designed logic circuit; and

producing said semiconductor integrated circuit by using said plurality of mask patterns;

wherein said designing step comprises the steps of;

forming a binary decision diagram, based on a logic function which defines logic relationship between logic inputs and logic outputs of a logic circuit to be designed;

determining a pass-transistor logic circuit corresponding to said binary decision diagram, said pass-transistor logic including a plurality of pass-transistor circuits each corresponding to one of plural nodes which compose said binary decision diagram;

simulating circuit characteristic of said pass-transistor logic circuit;

replacing at least one partial diagram of said binary decision diagram which influences upon circuit characteristics of said pass-transistor logic circuit by another partial diagram, if said simulated circuit characteristic does not meet a predetermined target specification; and

repeating said determining step to said simulating step, with respect to said binary decision diagram after said replacing step;

wherein said at least one partial diagram comprises a plurality of nodes connected in a cascade;

wherein said another partial diagram comprises one node which is used instead of said plurality of nodes, and a plurality of nodes which generate logical combination of a plurality of control variables each supplied to one of said plurality of nodes included in said one partial diagram, and supplies said logical combination to said one node as a control variable.

--13. A method of manufacturing a semiconductor integrated circuit according to Claim 12, further comprising a step of selecting said at least one partial diagram to be replaced, within said formed binary decision diagram, based upon a kind of said predetermined target specification.

--14. A method of manufacturing a semiconductor integrated circuit according to Claim 12, further comprising a step of determining said another partial diagram, based upon structure of said at least one partial diagram.

--15. A method of manufacturing a semiconductor integrated circuit according to Claim 12, further comprising the steps of:

judging whether said simulated circuit characteristic meets said predetermined target specification; and

executing said replacing step when said simulated circuit characteristic does not meet said predetermined target specification.

--16. A method of manufacturing a semiconductor integrated circuit according to Claim 12,

wherein said predetermined target specification relates to delay time of said logic circuit to be designed;

wherein said at least one partial diagram is one which corresponds to a circuit portion which influences upon delay time of said pass-transistor logic circuit generated.

--17. A method of manufacturing a semiconductor integrated circuit according to Claim 12,

wherein said replacing step comprises a step of replacing a plurality of partial diagrams by another partial diagram;

wherein each of said plurality of partial diagrams comprises a plurality of nodes and has the same structure with each other;

wherein said another partial diagram comprises a plurality of nodes each used instead of one of said plurality of partial diagrams, and one partial diagram provided in common to said plurality of nodes;

wherein said one partial diagram provided in common generates logical combination of a plurality of control

variables each supplied to one of said plurality of nodes included in each of said plurality of partial diagrams, and supplying said logical combination to each of said plurality of nodes used instead of said plurality of partial diagrams, as a control variable.

--18. A method of manufacturing a semiconductor integrated circuit according to Claim 17, wherein said predetermined target specification relates to at least one of consumption of electric power and a circuit area of said logic circuit to be designed.

--19. A method of manufacturing a semiconductor integrated circuit according to Claim 12, wherein said predetermined target specification relates to delay time of said that logic circuit to be designed.

--20. A method of manufacturing a semiconductor integrated circuit according to Claim 12, wherein said predetermined target specification relates to at least one of consumption of electric power and a circuit area of said logic circuit to be designed.

--21. A computer-readable program recording medium storing a program programmed so as to execute the steps of:

forming a binary decision diagram, based on a logic function which defines logic relationship between logic inputs and logic outputs of a logic circuit to be designed;

determining a pass-transistor logic circuit corresponding to said binary decision diagram, said pass-transistor logic including a plurality of pass-transistor circuits each corresponding to one of plural nodes which compose said binary decision diagram;

simulating circuit characteristic of said pass-transistor logic circuit;

replacing at least one partial diagram of said binary decision diagram which influences upon circuit characteristics of said pass-transistor logic circuit by another partial diagram, if said simulated circuit characteristic does not meet a predetermined target specification; and

repeating said determining step to said simulating step, with respect to said binary decision diagram after said replacing step;

wherein said at least one partial diagram comprises a plurality of nodes connected in a cascade;

wherein said another partial diagram comprises one node which is used instead of said plurality of nodes, and a plurality of nodes which generate logical combination of a plurality of control variables each supplied to one of said plurality of nodes included in said one partial diagram, and supplies said logical combination to said one node as a control variable.

--22. A program recording medium according to Claim 21, wherein said program further executes a step of selecting said at least one partial diagram to be replaced, within said formed binary decision diagram, based upon a kind of said predetermined target specification.

--23. A program recording medium according to Claim 21, wherein said program further executes a step of determining said another partial diagram, based upon structure of said at least one partial diagram.

--24. A program recording medium according to Claim 21, wherein said program further executes the steps of:

judging whether said simulated circuit characteristic meets said predetermined target specification; and

executing said replacing step when said simulated circuit characteristic does not meet said predetermined target specification.

--25. A program recording medium according to Claim 21,

wherein said predetermined target specification relates to delay time of said logic circuit to be designed;

wherein said at least one partial diagram is one which corresponds to a circuit portion which influences upon delay time of said pass-transistor logic circuit generated.

--26. A program recording medium according to Claim 21,

wherein said replacing step comprises a step of replacing a plurality of partial diagrams by another partial diagram;

wherein each of said plurality of partial diagrams comprises a plurality of nodes and has the same structure with each other;

wherein said another partial diagram comprises a plurality of nodes each used instead of one of said plurality of partial diagrams, and one partial diagram provided in common to said plurality of nodes;

wherein said one partial diagram provided in common generates logical combination of a plurality of control variables each supplied to one of said plurality of nodes included in each of said plurality of partial diagrams, and supplying said logical combination to each of said plurality of nodes used instead of said plurality of partial diagrams, as a control variable.

--27. A program recording medium according to Claim 26, wherein said predetermined target specification relates to at least one of consumption of electric power and a circuit area of said logic circuit to be designed.

--28. A program recording medium according to Claim 21, wherein said predetermined target specification relates to delay time of said that logic circuit to be designed.


--29. A program recording medium according to Claim 21, wherein said predetermined target specification relates to at least one of consumption of electric power and a circuit area of said logic circuit to be designed.--

REMARKS

Applicants have amended the specification and provided a new Abstract of the Disclosure. Entry of the amendments to the specification is respectfully requested.

Applicants have also canceled claims 1 and 2, and added new claims 3-29. Examination of the claims is respectfully requested.

Respectfully submitted,


John R. Mattingly
Registration No. 30,293
Attorney for Applicants

MATTINGLY, STANGER & MALUR
104 East Hume Avenue
Alexandria, Virginia 22301
(703) 684-1120
Date: September 11, 2000

Abstract of the Disclosure

A program for automatically designing a logic circuit used for a method of designing a pass transistor circuit, by which the number of required transistors, delay time, power consumption and chip area of the pass transistor circuit is reduced. The program executes the following steps: a) receiving inputted logic functions which define the logical relationship between the inputs and the outputs, and an inputted target specification, b) generating a binary decision diagram from part of the logic functions received at (a), c) replacing the diagram nodes formed at (b) with pass transistor circuit, d) judging whether or not the simulation characteristics of the pass transistor circuit described in (c) meets the target specification described in (a), and executing the following steps when the judgment is "no", e) replacing part of the diagram generated by the procedure described in (b) with another diagram, f) allocating a new binary decision diagram to the control inputs of the nodes of the replaced diagram prepared at (e), and g) repeating the steps (c) and (d) for the diagram prepared at (f).

United States National Phase Patent Application

Title

METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED
CIRCUIT AND AUTOMATIC DESIGNING DEVICE

Inventors

Yasuhiko SASAKI,

Kazuo YANO,

Shunzo YAMASHITA,

Koichi SEKI.

6680-83-830

SPECIFICATION

METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED
CIRCUIT AND AUTOMATIC DESIGNING DEVICE

This is a continuation-in-part application of the
5 following applications:

U.S. patent application Serial No. 08/633,486 filed
on April 17, 1996;

U.S. patent application Serial No. 08/633,053 filed
on April 24, 1996;

10 PCT International Application No. PCT/JP96/01104
FILED ON April 24, 1996

The contents of the first two U.S. patent
applications above are incorporated herein by reference.

TECHNICAL FIELD

15 The present invention relates to a method and an
automatic designing device for designing semiconductor
integrated circuits, and more particularly to a designing
method and an automatic designing device suitable for
designing such semiconductor integrated circuits as
20 general-purpose processors, signal processors, video
processors, etc. including logic circuits in part.

BACKGROUND ART

In the IEEE TRANSACTIONS ON COMPUTERS, Vol. c-35,

No.8, August 1986, pp. 677 - 691 (hereinafter referred to as Cited Reference 1), an effective method for logic operations using binary decision diagrams is disclosed.

Also, Proceedings of 1994 Autumn Convention of the
5 Institute of Electronics, Information and Communication Engineers of Japan, edition of fundamentals and interfaces, p. 64 (hereinafter referred to as Cited Reference 2), shows a configuration method of a pass transistor circuit which uses a logic expression called as a binary decision diagram.

10 DISCLOSURE OF THE INVENTION

In recent LSI circuit designing practice, automatic designing methods using gate arrays, standard cells, FPGA (field programmable gate arrays), PLA (programmable logic arrays), etc. are in widespread use.

15 As the number of elements which can be integrated in an LSI has increased significantly, it has become practically impossible for engineers to design manually such large scale and complex logic circuits.

Fig. 13(a) shows a concrete example of standard cell
20 scheme for automatic designing of a logic LSI. In this example, circuits (1304, 1305, 1306) having certain functions and already layouted, called as cells (1301, 1302, 1303) are prepared. The LSI has logic circuit areas (1307, 1309, 1311) and interconnected as required over routing
25 areas (1308, 1310), and wirings are formed over cells, if necessary, to attain a desired logic.

As for so-called "macro" circuits having high

regularity such as arithmetic circuits and memories,
small-scale blocks are designed manually and these blocks
are arranged regularly. In most designing practice of a LSI
chip, the macro circuits thus designed are often combined
5 with portions designed by the standard cell scheme or other
automatic designing scheme except for a case of designing
a specific LSI chip dedicated for an arithmetic unit or a
memory. An example of this kind of LSI is shown in Fig.
13(b).

10 It is desirable that LSI circuits have reduced
circuit area, higher speed in operation and lower
consumption in power. Therefore, any of various circuit
schemes satisfying these requirements as much as possible
is to be selected. In selection of a circuit scheme on the
15 premise of automatic designing, however, only such
requirements as good circuit performance, small circuit area
and lower power consumption are insufficient. That is,
automatic designing techniques including logic synthesis
technique, automatic layout technique, etc. for supporting
20 a selected circuit scheme must be established.

At present, automatic designing techniques
field-proven for CMOS circuits using N-channel and P-channel
field effect transistors in complementary arrangement and
have been adopted prevalently in development of
25 microprocessors, etc.

On the other hand, a pass transistor circuit scheme
is known as an advantageous approach for forming circuits
having high speed, small area and low power consumption.

As to automatic designing technology for using the pass transistor circuit scheme, a logic circuit configuration method such as disclosed in Cited Reference 2 is available. In the pass transistor circuit scheme, a given logic function
5 is transformed into a logical expression using a binary decision diagram, nodes in the diagram are further transformed into selectors comprised of pass transistors, and then buffers are inserted to produce a logic circuit. Fig. 12 shows a pass transistor circuit configuration
10 procedure and an example of circuit configured thereby. Since a circuit configuration procedure has been clearly shown, even a highly complex logic circuit is undoubtedly realizable with pass transistors. This signifies that the pass transistor circuit scheme is advantageously applicable
15 to automatic designing of LSIs.

As mentioned above, in designing large scale and complex logic LSIs, there is a close relationship between circuit schemes and automatic designing techniques, and both can be put into practice only after both are available. In
20 consideration of this condition, the pass transistor circuit configuration method disclosed in Cited Reference 2 is advantageous with respect to an aspect of circuit area, power consumption and performance and an aspect of automatic designing.

25 However, the present inventor's analysis of a pass transistor circuit configured by the method shown in Cited Reference 2, has revealed that since the configured pass transistor circuit inherits features of binary decision

diagrams, only a source input is applicable as an input from another pass transistor circuit to the configured pass transistor circuit.

That is, as a gate input to a pass transistor in the configured circuit, an input signal of a relevant logic function (or its inverted signal) is applied directly in any case. In this respect, the present inventors have found that there are two problems mentioned below.

The first problem is as follows: In the worst case of this circuit scheme, a signal must go through a number of stages of pass transistors which stages are proportional to the number of input signals on which the output logic depends, causing an increase in delay time.

The second problem is as follows: Since intrinsically shareable logic are arranged individually, the number of elements is increased.

Therefore, the present inventors have proposed to add a signal supplying scheme in which an output signal from another pass transistor circuit is also used as a gate input of a transistor in a pass transistor circuit, in addition to an input signal of a relevant logic function (or its inverted signal). This makes it possible to provide improvements in the number of elements, delay time, circuit area and power consumption, thereby enabling implementation of more complex circuit logic. Examples of circuits arranged in the above-mentioned scheme are shown in Figs. 4 and 5.

Fig. 4 shows the first problem that delay time

increases. In both the circuits shown in Figs. 4(a) and 4(b), the same logic function is implemented ($OUT = A \cdot B \cdot D \cdot E \cdot G \cdot H + A \cdot B \cdot DN \cdot F + A \cdot B \cdot EN \cdot F + AN \cdot C + BN \cdot C$, where 'AN' represents a negation signal of 'A'). The circuit shown in Fig. 4(a) has been formed using the conventional designing method presented in Cited Reference 2. In this circuit, delay time of output 401 is defined as a period of time to be taken from the moment a signal is applied to input 402 until it reaches the output through path 403. As indicated in this Figure, the signal must go through five stages of pass transistor 404 to 408.

The circuit shown in Fig. 4(b) has been formed using the semiconductor integrated circuit designing method in accordance with the present invention. In this circuit, delay time of output 409 is defined as a period of time to be taken from the moment a signal is applied to input 410 until it reaches the output through path 411. As indicated in this Figure, the signal has only to go through just three stages of pass transistors 412 to 414. In general, a delay time increases with an increase in the number of pass transistor stages which a signal goes through. It is therefore understood that reduction in delay time is not sufficient in the circuit shown in Fig. 4(a), which has been formed using the conventional designing method.

Fig. 5 shows the second problem that since intrinsically shareable logic components are arranged individually, the number of elements increases, thereby to increase occupied area in the chip and power consumption.

In both the circuits shown in Figs. 5(a) and (b), the same logic function is implemented ($OUT1 = A \cdot B \cdot G \cdot H + AN \cdot C + BN \cdot C$, $OUT2 = A \cdot B \cdot G \cdot H + AN \cdot D + BN \cdot D$, $OUT3 = A \cdot B \cdot G \cdot H + AN \cdot E + BN \cdot E$, $OUT4 = A \cdot B \cdot G \cdot H + AN \cdot F + BN \cdot F$).

5 The circuit shown in Fig. 5(a) has been formed using the conventional designing method presented in Cited Reference 2. In this circuit, parts 501 to 504 have the same configuration. Although these parts are intrinsically shareable, they are arranged individually and 24 transistors
10 are provided in total.

 The circuit shown in Fig. 5(b) has been formed using the semiconductor integrated circuit designing method in accordance with the present invention. In this circuit, the intrinsically shareable parts in Fig. 5(a) are arranged as
15 a shared part 505, resulting in a total of 18 transistors. That is, the total number of transistors in Fig. 5(b) is smaller than that in Fig. 5(a) by 6. In general, as the number of transistors increases, there is a tendency of increasing circuit area and power consumption. It is
20 therefore understood that reduction in circuit area and power consumption is not sufficient in the circuit shown in Fig. 5(a), which has been formed using the conventional designing method.

 Accordingly, it is an object of the present
25 invention to provide a semiconductor integrated circuit logic designing method to realize logic circuits which are superior to conventional pass transistor circuits in an operation speed, integration scale and power consumption

in designing logic circuits comprised of pass transistors and having logic functions, by using an automatic designing device.

It is another object of the present invention to
5 provide an automatic designing device for generating semiconductor integrated logic circuits, to realize logic circuits which are superior to conventional pass transistor circuits in an operation speed, integration scale and power consumption.

10 To carry out the objects, a logic circuit designing method according to the present invention (refer to Figs. 1, 3 and 11) is a method of designing a logic circuit to be integrated on semiconductor, as implemented by using an automatic designing device (1101) comprising a central
15 processing unit, a memory device and a man-machine interface device, and is characterized in that a program stored in the memory device executes the following steps.

(a) A step of having logic functions (refer to 301 in Fig. 3(a)) being inputted which are for determining logic
20 relationship between logic inputs and logic outputs and a target specification of delay times between the logic inputs and the logic outputs (refer to 101 in Fig. 1).

(b) A step of forming a binary decision diagram (refer to Fig. 3(b)) as defined in the following paragraph
25 (b-1) for at least part of the logic functions as given by a designer (refer to 102 in Fig. 1).

(b-1) The binary decision diagram is one formed by combining a plurality of nodes (306) each having a control

variable (302), two input edges (303, 304) and one output (305), wherein the control variable of each node represents a logic input (A) to a relevant logic portion, either one of the two input edges of each node is selected according
 5 a logical value of the control variable, and a signal applied to the selected input edge is transferred to the output of the node (refer to Fig. 3(b)).

(c) A step of replacing at least part of a plurality of nodes in the binary decision diagram formed in the step
 10 (b) or in a diagram formed in the subsequent step (e), with a pass transistor circuit (refer to Fig. 3(d)) as defined in the following paragraph (c-1) (refer to 103 in Fig. 1).

(c-1) The pass transistor circuit (323) comprises a control input (324), a first input (325), a second input
 15 (326), an output (327), a first field effect transistor (328) having a source-drain path connected between the first input and the output, and a second field effect transistor (329) having a source-drain path connected between the second input and the output, wherein a gate of the first field effect
 20 transistor (328) responds to a signal applied to the control input (A), a gate of the second field effect transistor (329) responds to an inverted signal of the signal applied to the control input (A), and a signal of either one of the first input and the second input is transferred to the output
 25 (refer to Fig. 3(d)).

(d) A step of checking whether simulated delay time of the pass transistor circuit obtained in the step (c) meets the target specification given in the step (a), and executing

the following steps (e), (f) and (g), if the specification is not met (refer to 104 in Fig. 1).

(e) A step of replacing at least plural nodes (refer to Fig. 3(b)) in the binary decision diagram with one replacing node (refer to Fig. 3(c)) so that conditions indicated in the following paragraphs (e-1) and (e-2) are satisfied (refer to 105 in Fig. 1).

(e-1) An external group of tips of input edges of the replacing nodes, of the diagram after the replacing (refer to 312, 313 and 314 in Fig. 3(c)) coincides with an external group of tips of input edges of relevant plural nodes, of the binary decision diagram before the replacing (refer to 308, 309 and 310 in Fig. 3(b)).

(e-2) A signal of the control variable of the replacing node in the diagram after the replacing is logical combination of plural signals for control variables of relevant plural nodes in the binary decision diagram before the replacing, so that a condition is kept that logic functions of the binary decision diagram after the replacing are identical to logic functions of the binary decision diagram before the replacing.

(f) A step of replacing at least part of nodes in the diagram after the replacing in the step (e) with the pass transistor circuit (refer to Fig. 3(d)), using the procedure in the step (c), so that the following signal supplying schemes are adopted.

With first, second and third pass transistor circuits defined in the paragraph (c-1) in relation to one

replacing node after the replacing in the diagram after the replacing, a first signal supplying scheme is adopted between the first and the second pass transistor circuits, in which an input signal applied to a control input of one pass transistor circuit (322) is a signal of an output of other pass transistor circuit (323), and a second signal supplying scheme is adopted between the second and the third pass transistor circuits, in which an input signal applied to either one of the first input and the second input of one pass transistor circuit (322) is a signal of an output of other pass transistor circuit (321) (refer to Fig. 3(d)).

(g) A step of checking whether simulated delay time with the pass transistor circuit obtained in the step (f) meets the target specification given in the step (a) by using procedure in the step (d).

To carry out the objects, another logic circuit designing method according to the present invention (refer to Figs. 2, 8 and 11) is a method of designing a logic circuit to be integrated on semiconductor, as implemented by using an automatic designing device (1101) comprising a central processing unit, a memory device and a man-machine interface device, and is characterized in that a program stored in the memory device executes the following steps.

(a) A step of having logic functions (refer to 801 in Fig. 8(a)) being inputted which are for determining logic relationship between logic inputs and logic outputs and a target specification of at least one of an occupied area in a chip and power consumption of the logic circuit (refer

to 201 in Fig. 2).

(b) A step of forming a binary decision diagram (refer to Fig. 8(b)) as defined in the following paragraph (b-1) for at least part of the logic functions as given by a designer (refer to 202 in Fig. 2).

(b-1) The binary decision diagram is one formed by combining a plurality of nodes each having a control variable (302), two input edges and one output, wherein the control variable of each node represents a logic input to a relevant logic portion, either one of the two input edges of each node is selected according a logical value of the control variable, and a signal applied to the selected input edge is transferred to the output of the node.

(c) A step of replacing at least part of a plurality
15 of nodes in the binary decision diagram formed in the step
(b) or in a diagram formed in the subsequent step (e), with
a pass transistor circuit (refer to Fig. 8(d)) as defined
in the following paragraph (c-1) (refer to 203 in Fig. 2).

(c-1) The pass transistor circuit comprises a control input, a first input, a second input, an output, a first field effect transistor having a source-drain path connected between the first input and the output, and a second field effect transistor having a source-drain path connected between the second input and the output, wherein a gate of the first field effect transistor responds to a signal applied to the control input, a gate of the second field effect transistor responds to an inverted signal of the signal applied to the control input, and a signal of

either one of the first input and the second input is transferred to the output.

(d) A step of checking whether at least one of a simulated occupied area and simulated power consumption of the pass transistor circuit obtained in the step (c) meets the target specification given in the step (a), and executing the following steps (e), (f) and (g), if the specification is not met (refer to 204 in Fig. 2).

(e) A step of replacing at least plural groups of nodes in the binary decision diagram with replacing nodes (refer to 817, 818, 819 and 820 in Fig. 8(c)) and a group of shared nodes (refer to 825 in Fig. 8(c)) so that conditions indicated in the following paragraphs (e-2) and (e-3) are satisfied (refer to 205 in Fig. 2).

(e-1) Each node group within plural node groups before the replacing (refer to 805, 806, 807 and 808 in Fig. 8(b)) comprises a plurality of nodes, wherein a mutual coupling form and an input signal for a control variable of the plural node groups before the replacing is identical to each other.

(e-2) An output of a group of shared nodes (refer to 825 in Fig. 8(c)) is applied as a control variable for plural replacing nodes after the replacing (refer to 817, 818, 819, and 820 in Fig. 8(c)), so that a condition is kept that logic functions of the binary decision diagram after the replacing are identical to logic functions of the diagram before the replacing, wherein the group of shared nodes (refer to 825 in Fig. 8(c)) corresponds to the plural nodes

(refer to 805, 806, 807 and 808 in Fig. 8(b)) among which the mutual coupling form before the replacing and an input signal for a control variable are identical to each other.

(e-3) An external group of tips of input edges of plural replacing nodes (refer to 817, 818, 819 and 820 in Fig. 8(c)), of the diagram after the replacing (refer to Fig. 8(c)) coincides with an external group of tips of input edges of relevant plural groups of nodes (refer to 805, 806, 807 and 808 in Fig. 8(b)), of the binary decision diagram before the replacing (refer to Fig. 8(b)).

(f) A step of replacing at least part of nodes in the diagram after the replacing in the step (e) with pass transistor circuit s(refer to Fig. 8(d)), by using the procedure in the step (c), so that the following signal supplying schemes are adopted.

With first, second and third pass transistor circuits defined in the paragraph (c-1) in relation to plural replacing nodes after the replacing in the diagram after the replacing (refer to 817, 818, 819 and 820 in Fig. 8(c)), a first signal supplying scheme is adopted between the first and the second pass transistor circuits, in which an input signal applied to a control input of one pass transistor circuit (840, 841) is a signal of an output of other pass transistor circuit (844, 845), and a second signal supplying scheme is adopted between the second and the third pass transistor circuits, in which an input signal applied to either one of the first input and the second input of one pass transistor circuit (840, 841) is a signal of an output

of other pass transistor circuit (842, 843) (refer to Fig. 8(d)).

(g) A step of checking whether at least either one of a simulated occupied area in the chip and simulated power
5 consumption with the pass transistor circuit obtained in the step (f) meets the target specification given in the step (a) by using procedure in the step (d).

In accordance with the present invention as mentioned above, it is possible to implement more complex
10 logic, by adding a signal supplying scheme in which an output signal from another pass transistor circuit is also applied as a transistor gate input of a pass transistor circuit in addition to an input signal (or its inverted signal) of a target logic function. It is further possible to
15 automatically design semiconductor integrated logic circuits meeting target specifications such as delay time, an occupied area in the chip, power consumption etc. through use of an automatic designing device. Therefore, the foregoing objects of the invention can be accomplished.

20 The other objects and features of the present invention will become apparent from the following embodiments.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a flowchart 1 showing a logic circuit
25 designing method according to a preferred embodiment of the present invention;

Fig. 2 is a flowchart 2 showing a logic circuit

designing method according to another preferred embodiment of the present invention;

Figs. 3(a), 3(b), 3(c) and 3(d) show the procedure of a logic circuit designing method of the present invention
5 and a circuit generated thereby;

Figs. 4(a) and 4(b) compare a circuit generated in a conventional method and a circuit generated according to the present invention;

Figs. 5(a) and 5(b) also compare a circuit generated
10 according to a conventional method and a circuit generated according to the present invention;

Figs. 6(a), 6(b) and 6(c) show the procedure of a conventional designing method and an example of circuit generated thereby;

15 Figs. 7(a), 7(b) and 7(c) show the procedure of a conventional designing method and an example of circuit generated thereby;

Figs. 8(a), 8(b), 8(c), 8(d) and 8(e) show the procedure of a designing method according to the present
20 invention and an example of circuit generated thereby;

Figs. 9(a), 9(b), 9(c), 9(d), 9(e), 9(f), 9(g) and 9(h) show the procedure of a logic circuit designing method of the present invention to 16 input logical AND function and an example of circuit generated thereby;

25 Fig. 10 is a truth table showing the logic function indicated in Fig. 8(d);

Fig. 11 shows a logic circuit designing device according to an embodiment of the present invention;

Fig. 12 shows the procedure of a conventional designing method; and

Figs. 13(a) and 13(b) show an example of a logic LSI automatically designed according to an embodiment of
 5 the present invention.

BEST MODES FOR CARRYING OUT THE INVENTION

Referring to Fig. 1, there is shown a logic circuit designing method for a semiconductor integrated circuit according to an embodiment of the present invention.

10 The design method according to this embodiment is a method of designing a logic circuit to be integrated on a semiconductor, as implemented by using an automatic designing device (1101) shown in Fig. 11, which comprises a central processing unit (CPU), a memory device (including
 15 a main memory, hard disk storage, etc.) and a man-machine interface devices (including a keyboard, display monitor, touch-sensitive panel, etc.). The method has feature that a program held in the memory device of the automatic designing device (1101) executes the following steps and
 20 automatically designs a logic circuit to be integrated on semiconductor.

Step 101 in Fig. 1: In this step 101,
 (a) a logic function reference for determining logic relationship between logic inputs and logic outputs as shown
 25 by 301 in Fig. 3(a) and a design target specification of delay time between the inputs and the outputs are inputted.

Step 102 in Fig. 1: In this step 102,

(b) a binary decision diagram (reference) defined in the following step (b-1) as shown in Fig. 3(b) is formed for at least part of the logic functions given by a designer.

(b-1) The binary decision diagram is generated by
 5 combining a plurality of nodes (306) each having a control variable (302), two input edges (303, 304) and one output (305) as shown in Fig. 3(b), wherein a control variable of each node represents a logic input (A) to a relevant logic part, either one of two input edges of each node is selected
 10 according to a logic value of the control variable, and a signal applied to the selected input edge is transferred to the output of each node.

Step 103 in Fig. 1: In this step 103,

(c) at least part of nodes in the binary decision diagram
 15 formed in the above step 102 or in a diagram formed in the subsequent step (e) are replaced with a pass transistor circuit defined in the following step (c-1) and shown in Fig. 3(d).

(c-1) The pass transistor circuit (323) comprises
 20 a control input (324), a first input (325), a second input (326), an output (327), a first field effect transistor (328) having a source-drain path connected between the first input and the output, and a second field effect transistor (329) having a source-drain path connected between the second
 25 input and the output, as shown in Fig. 3(d), wherein a gate of the first field effect transistor (328) responds to a signal applied to the control input (A), a gate of the second field effect transistor (329) responds to an inverted signal

of the signal applied to the control input (A), and a signal from either one of the first input and the second input is transferred to the output (refer to Fig. 3(d)).

Step 104 in Fig. 1: In this step 104,

- 5 (d) it is checked whether simulated delay time of the pass transistor circuit attained in the above step 103 (c) meets the target specification of delay time given in the above step (a). If the specification is not met, the following steps (e), (f) and (g) are carried out (refer to 104 in Fig. 10 1).

Step 105 in Fig. 1: In this step 105,

- (e) at least plural nodes in the binary decision diagram formed in the above step 103 as shown in Fig. 3(b) are replaced with one replacing node as shown in Fig. 3(c), so that 15 conditions indicated in the following paragraphs (e-1) and (e-2) are satisfied.

- (e-1) An external group of tips of input edges of the replacing node, of the diagram after the replacing (refer to 312, 313 and 314 in Fig. 3(c)) coincides with an external 20 group of tips of input edges of relevant plural nodes, of the binary decision diagram before the replacing (refer to 308, 309 and 310 in Fig. 3(b)).

- (e-2) A signal for the control variable of the replacing node in the diagram after the replacing is a logic 25 combination of plural signals for control variables (A, B) of relevant plural nodes in the binary decision diagram before the replacing so that the logic function of the diagram after the replacing as shown in Fig. 3(c) is

identical to the logic function of the binary decision diagram before the replacing as shown in Fig. 3(b).

Step (f): In this step (f), at least part of nodes in the diagram after the replacing in the above step 105 (e) of step 105 in Fig. 1 are replaced with the pass transistor circuit (refer to Fig. 3(d)), by using the procedure in the above step 103 (c).

As a result, in the first, the second and the third pass transistor circuits defined in the above step (c-1) in relation to one replacing node in the diagram after the replacing, a first signal supplying scheme is adopted between the first and the second pass transistor circuits, in which an input signal applied to control input of one pass transistor circuit (322) is an output signal of the other pass transistor circuit (323), and a second signal supplying scheme is adopted between the second and the third pass transistor circuits, in which an input signal applied to either one of the first input and the second input of one pass transistor circuit (322) is an output signal of the other pass transistor circuit (321) as shown in Fig. 3(d).

Step (g): In this step (g), it is checked by using the procedure in the above step 104 (d) whether simulated delay time of the pass transistor circuit attained in the above step (f) meets the target specification given in the above step (a).

If the simulation delay time does not meet the target specification given in the above step 101 (a), the above

steps (e), (f) and (g) are repeated.

Referring to Fig. 2, there is shown a logic circuit designing method for a semiconductor integrated circuit according to another embodiment of the present invention.

5 The design method according to this embodiment shown in Fig. 2 is also a method for designing a logic circuit to be integrated on semiconductor, similarly to the embodiment in Fig. 1, by using an automatic designing device (1101) shown in Fig. 11, which comprises a central processing
10 unit (CPU), a memory device (including a main memory, hard disk storage, etc.) and a man-machine interface devices (including a keyboard, display monitor, touch-sensitive panel, etc.). The method has a feature that a program held in the memory device of the automatic designing device (1101)
15 executes the following steps, and automatically designs a logic circuit to be integrated on semiconductor.

Step 201 in Fig. 2: In this step 201,
(a) a logic function for determining logic relationship between logic inputs and logic outputs as shown by 801 in
20 Fig. 8(a) and a target specification of at least either one of occupied area in the chip and power consumption of relevant logic circuit are inputted.

Step 202 in Fig. 2: In this step 202,
(b) a binary decision diagram defined in the following step
25 (b-1) as shown in Fig. 8(b) is prepared for at least part of the logic functions given by a designer.

(b-1) The binary decision diagram is generated by combining a plurality of nodes each having a control variable

(302) and two input edges and one output, wherein a control variable at each node represents a logic input to a relevant logic part, either one of the two input edges is selected according to a logic value of the control variable, and a
 5 signal applied to the selected input edge is transferred to the output of each node.

Step 203 in Fig. 2: In this step 203,
 (c) at least a part of nodes in the binary decision diagram formed in the above step 202 (b) or in a diagram formed in
 10 the subsequent step (e) are replaced with a pass transistor circuit defined in the following step (c-1) and shown in Fig. 8(d).

(c-1) The pass transistor circuit comprises a control input, a first input, a second input, an output,
 15 a first field effect transistor having a source-drain path connected between the first input and the output, and a second field effect transistor having a source-drain path connected between the second input and the output, wherein a gate of the first field effect transistor responds to a
 20 signal applied to the control input, a gate of the second field effect transistor responds to an inverted signal of the signal applied to the control input, and a signal from either one of the first input and the second input is transferred to the output.

25 Step 204 in Fig. 2: In this step 204,
 (d) it is checked whether at least either one of simulation values of occupied area in the chip and power consumption of the pass transistor circuit attained in the above step

203 (c) meets the target specification given in the above step 201 (a). If the specification is not met, the following steps (e), (f) and (g) are carried out.

Step 205 in Fig. 2: In this step 205,

- 5 (e) at least plural node groups of nodes in the binary decision diagram formed in the above step 102 as shown by 805, 806, 807 and 808 in Fig. 8(b), which satisfy the condition indicated in the following paragraph (e-1), are replaced with replacing nodes as shown by 817, 818, 819 and 820 in Fig. 8(c) and a group of shared nodes as shown by 825 in Fig. 8(c) so that the conditions indicated in the following paragraphs (e-2) and (e-3) are satisfied.

- (e-1) Each node group of plural node groups before the replacing (refer to 805, 806, 807 and 808 in Fig. 8(b))
15 comprises a plurality of nodes, and a mutual coupling form of plural node groups before the replacing and control variable input signals are identical to each other.

- (e-2) An output of a group of shared nodes (refer to 825 in Fig. 8(c)) is applied, as control variables for
20 plural nodes after the replacing (refer to 817, 818, 819 and 820 in Fig. 8(c)), so that the logic functions of the diagram after the replacing are kept identical with the logic functions of the binary decision diagram before the replacing, and the group of shared nodes (refer to 825 in
25 Fig. 8(c)) corresponds to the plural nodes (refer to 805, 806, 807 and 808 in Fig. 8(b)) where the mutual coupling form before the replacing and an input signal for a control variable are identical with each other.

(e-3) An external group of tips of input edges of plural replacing nodes (refer to 817, 818, 819 and 820 in Fig. 8(c)), of the diagram after the replacing (refer to Fig. 8(c)) coincides with an external group of tips of input edges of relevant plural nodes (refer to 805, 806, 807 and 808 in Fig. 8(b)), of the binary decision diagram before the replacing (refer to Fig. 8(b)).

Step (f): In this step (f), at least part of nodes in the diagram after the replacing by the above step 205 (e) are replaced with the pass transistor circuit, by using the procedure in the above step 203 (c), so that the following signal supplying schemes are adopted.

For the first, the second and the third pass transistor circuits defined in the above step (c-1) in relation to plural replacing node after the replacing (refer to 817, 818, 819 and 820 in Fig. 8(c)) in the diagram after the replacing, a first signal supplying scheme is adopted between the first and the second pass transistor circuits, in which an input signal applied to control input of a pair of pass transistor circuits (840, 841) is an output signal of another pass transistor circuits (844, 845), and a second signal supplying scheme is adopted between the second and third pass transistor circuits, in which an input signal applied to either one of the first input and the second input of a pair of pass transistor circuits (840, 841) is an output signal of another pass transistor circuits (842, 843) (refer to Fig. 8(d)).

Step (g): In this step (g), it is checked by using

the procedure in the above step (d) whether a simulation value of at least either one of occupied area in the chip and power consumption of the pass transistor circuit attained in the above step (f) meets the target specification
 5 given in the above step (a).

If the simulation value of at least either one of occupied area in the chip and power consumption does not meet the target specification given in the above step 201 (a), the above steps (e), (f) and (g) are repeated.

10 The following describes principles that a pass transistor circuit configured by a designing method embodied in the present invention is higher in an operation speed, smaller in circuit area and lower in power consumption than those of a conventional circuit, with reference to Figs.
 15 3, 6, 7 and 8.

Figs. 3 and 6 show logic functions (301, 601) designed by a conventional method and a designing method according to the present invention, respectively.

A circuit in Fig. 6 is formed using the configuration
 20 method disclosed in Cited Reference 2 in the order of Figs. 6(a), 6(b) and 6(c). That is, a logic function (601) given in Fig. 6(a) is transformed into a binary decision diagram shown in Fig. 6(b). Each node in the binary decision diagram is further transformed into a selector comprised of pass
 25 transistors. Thus, a circuit shown in Fig. 6(c) is attained. In this circuit, if a transfer path of a signal imposing delay constraint (critical path) corresponds to a path (604) from input H (603) to output OUT (602), the signal must go

through five stages of transistors (605, 606, 607, 608, 609) along the path.

On the other hand, a circuit formed by using the designing method of the present invention is shown in Fig. 3. The circuit is formed in the order of Figs. 3(a), 3(b), 3(c) and 3(d). That is, a logic function (301) given in Fig. 3(a) is transformed into a binary decision diagram shown in Fig. 3(b). Then, a partial graph (307) corresponding to a circuit not meeting a required specification on delay time is extracted from the binary decision diagram, and the extracted partial graph is replaced with another diagram (311) shown in Fig. 3(c). Finally, each node in the diagram (311) is transformed into a pass transistor circuit to provide a circuit shown in Fig. 3(d). In this circuit, an input signal has only to pass through just three stages of transistors (320, 321, 322) along a path (319) from input H (318) to output OUT (317). In general, delay time in a circuit increases with increase in the number of stages of transistors through which an input signal passes. Therefore, by decreasing the number of stages of transistors along a critical path of signal transfer as exemplified in this embodiment, delay time can be decreased to improve the speed of the circuit operation.

Then, the following describes principles that reduction in circuit area and power consumption can be realized in a logic circuit formed using a designing method according to the present invention, with reference to Figs. 7 and 8.

Fig. 7(c) shows a circuit synthesized using the configuration method disclosed in Cited Reference 2. The circuit synthesizing procedure is as follows. First, a logical expression given by a designer (701, 702, 703 and 704 in Fig. 7(a)) is transformed into a binary decision diagram (Fig. 7(b)). In this case, inputs given by the designer are A, B, C, D, E and F, and outputs are OUT1, OUT2, OUT3 and OUT4. Then, each of edges selected by '1' issued by nodes in the diagram (705, 707, 709, 711, 713, 715, 717, 719, 721) or each of edges selected by '0' (706, 708, 710, 712, 714, 716, 718, 720, 722) is respectively replaced with a pass transistor (723, 725, 727, 729, 731, 733, 735, 737, 739) which is controlled by a non-inverted signal of an input to a relevant logic function corresponding to a control variable for the node or a pass transistor (724, 726, 728, 730, 732, 734, 736, 738, 740) which is controlled by an inverted signal of the input. In practicing the invention, each replacing pass transistor may be a plurality of transistors connected in parallel. If tips of edges respectively selected by '1' and '0' correspond to terminal nodes 1 and 0 respectively, an input signal of the control variable is applied intact instead of replacing each edge by a pass transistor. Also, if tips of edges respectively selected by '1' and '0' correspond to terminal nodes 0 and 1 respectively, an inverted input signal of the control variable is applied. In some cases, for improvement in the circuit operation, a voltage or current amplifier circuit may be inserted depending upon the number of stages of series

connection of pass transistors or an output branching condition. For the purpose of simplicity in description, no amplifier circuit is inserted in the exemplary embodiment.

5 On the other hand, a logic circuit synthesized according to the designing method of the embodiment of the present invention is shown in Fig. 8(d). The circuit synthesizing procedure is shown in Figs. 8(a), 8(b), 8(c) and 8(d) in order. First, as in the conventional method,
 10 a given logical expression (a) is transformed into a binary decision diagram (b). Then, partial graphs (805, 806, 807, 808) in the binary decision diagram are extracted through automatic determination. The extracted partial graphs are replaced with other diagrams (817, 818, 819, 820; diagrams
 15 in which the number of nodes is '1' because of simplicity in example) while meeting the following conditions (1) and (2), and the output (825) of another binary decision diagram different from (a) is further applied to the control inputs (821, 822, 823, 824) of relevant nodes in these diagrams
 20 so that a function identical with a logic function given by a designer is provided in total.

(1) A group of tips respectively pointing outside of the graph before the replacing, among tips of edges of all the nodes included in the diagram after the replacing
 25 coincide with a group of tips respectively pointing outside of the graph before the replacing, among tips of edges of all the nodes included in the diagram before the replacing.

(2) The diagram after the replacing includes at

least one node which has the same configuration as a node in the binary decision diagram, but has a control variable different from an input to a relevant part to be replaced.

Then, each of edges selected by '1' or '0' issued
 5 by nodes in the diagram is replaced with a pass transistor (834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845) which responds to a non-inverted signal or an inverted signal of a control variable or a control input of the node. Thereafter, for improvement in circuit operation, a voltage
 10 or current amplifier circuit may be inserted as required. In this case, it is necessary to adjust the number of stages of series connection of pass transistors for which the amplifier circuit is inserted according to requirement.

In the example mentioned above, the number of
 15 transistors contained in the circuit shown in Fig. 8(d) is 18, which is smaller than the number of transistors contained in the circuit shown in Fig. 7(c), thereby contributing to reduction in circuit area and power consumption. The number of pass transistors (with counting transistors connected
 20 in parallel as one transistor) in the above arrangement is equal to the number of edges extending from nodes in the diagram. Therefore, in practicing the invention for the purpose of reduction in circuit area and power consumption, it is preferable to perform the replacing to decrease the
 25 number of nodes in order to decrease the number of transistors. For the replacing through which the number of nodes is decreased while meeting the above conditions (1) and (2), it is necessary to make arrangement so that tips

of edges extending from at least two different nodes contained in relevant partial graphs direct to the same point because of the following reason: If different nodes directing to the same point are not contained in the partial graph, the number of nodes is determined definitely according to the above condition (2), and therefore it is not possible to decrease the number of nodes. In this example, reduction in circuit area and power consumption can be made in accordance with the present invention. In addition, improvement in delay time can be made in practical implementation. Assuming that arrival time of input H is later than other signals, a signal propagating from input H to each output goes through three stages of pass transistors in the circuit shown in Fig. 7(c), whereas it goes through two stages of pass transistors in the circuit shown in Fig. 8(d). Since the delay time decreases with the decrease in the number of transistors which a signal goes through, it is also possible to make improvement in delay time.

Referring to Fig. 8(e), there is shown a circuit which is formed by inserting a CMOS inverter amplifier circuit (846) at the output of another pass transistor circuit to be used for a gate input of a pass transistor in the circuit shown in Fig. 8(d). In this arrangement, a potential level thereof can be increased sufficiently to a level of power supply voltage. Since a steady-state current does not flow through this circuit, power consumption can be also reduced. The number of transistors

contained in the circuit is 21, which is still smaller than the number of transistors contained in the circuit shown in Fig. 7(c).

The binary decision diagram used at the first step
5 in the designing method according to the embodiment of the present invention is the same as that employed in Cited Reference 1. It is to be understood that the present invention is also applicable to a case where a well-known binary decision diagram containing nodes with negation edges
10 is used.

Fig. 11 shows an example in which an automatic
designing system in accordance with the present invention is employed for LSI designing. Using a designing method of the present invention on this system, it is possible to
15 generate pass transistor circuits, information on inter-element connection, and information on inter-element-group connection, which are delivered as output data to a designer. In this situation, if mask pattern information of each element or element group is registered
20 in the automatic designing system, it is also possible to automatically generate a mask pattern of an entire logic circuit by combining patterns of elements or element groups. Still more, simulation can be performed to determine values of delay time, occupied area in the chip and power
25 consumption in the synthesized logic circuit. Data values attained in simulation are automatically examined to check if these values meet specified design target values. If the result of determination is negative, an optimum logic

circuit can be designed using the procedures shown in Figs. 1 and 2.

Referring to Fig. 8, there is shown a preferred embodiment in which a circuit having four logic functions is formed using a logic circuit configuration method according the present invention. Fig. 8(a) shows the logic functions in logical expression. The circuit configuration method procedure described hereinabove is applicable. The following describes how actually given logic functions are implemented in the circuit shown in Fig. 8(d). First, it will be confirmed that a logic function OUT1 is implemented properly. For ease of understanding, a truth table of the logic function OUT1 is shown in Fig. 10. Output values for each input pattern in this truth table will be checked against outputs of the circuit in Fig. 8(d) to confirm that they are identical.

First, when input A is '0' (on the top 16 rows in the truth table), pass transistor 844 in the circuit shown in Fig. 8 turns on to turn on pass transistor 834, causing output OUT1 to become conductive with input C. Therefore, when input C is '0' (on the 1st to 4th rows, and 9th to 12th rows), OUT1 becomes '0'. On the other hand, when input C is '1' (on the 5th to 8th rows, and 13th to 16th rows), OUT1 becomes '1'. These conditions meet the output values in the truth table.

Then, when input A is '1' and input B is '0' (on the next 8 rows in the truth table), pass transistor 845 in the circuit shown in Fig. 8 turns on to turn on the pass

5 These conditions also meet the output values in the truth
table.

in Fig. 8 turns on to turn on pass transistors 835 and 842,
causing output OUT1 to become conductive with ground.
Therefore, OUT1 becomes '0'. These conditions meet the
output values in the truth table.

20 '0'. On the other hand, when input H is '1' (on the 28th row), OUT1 becomes '1'. These conditions meet the output values in the truth table.

truth table), the pass transistor 845 in the circuit shown in Fig. 8 turns on to turn on the pass transistors 835 and 842, causing output OUT1 to become conductive with ground. Therefore, OUT1 becomes '0'. These conditions meet the

output values in the truth table.

Then, when input A is '1', input B is '1', input C is '1' and input G is '1' (on the next two rows in the truth table), the pass transistor 845 in the circuit shown in Fig. 8 turns on to turn on pass transistors 835 and 843, causing output OUT1 to become conductive with input H. Therefore, when input H is '0' (the 31st row), OUT1 becomes '0'. On the other hand, when input H is '1' (on the 32nd row), OUT1 becomes '1'. These conditions meet the output values in the truth table.

As mentioned above, it can be confirmed that the logic function OUT1 of the four output logic functions is implemented properly in the circuit formed according to the present invention. As to other three output logic functions (OUT2, OUT3 and OUT4), it is obvious that these logic functions are implemented properly in the circuit formed according to the present invention.

Referring to Fig. 9, there is shown a preferred embodiment in which a circuit having a 16-bit logical AND function is formed using a logic circuit designing/configuration method according to the present invention. Through use of this example, it is demonstrated that a circuit formed according to the present invention provides a significantly advantageous effect on reduction in delay time. The circuit configuration method according to the present invention is also described in detail with reference to this example. The following description is based on the assumption that input Q of 16-bit logical AND

inputs is fed from output of another logical block through which a certain delay time has been involved and arrival time of input Q is later than other input signals.

First, according to the procedure of the present invention, a binary decision diagram (Fig. 9(b)) is prepared using a logic function expression (Fig. 9(a)). Then, a partial graph, 902 in this example, which has the same group of tips of edges pointing outside of the graph is extracted from the binary decision diagram, and the partial graph 902 is replaced with another graph 903. For a control signal for these nodes, the output of another graph 904 is given to provide the same logic function as the original (Fig. 9(c)).

The graph shown in Fig. 9(c) may be transformed into a pass transistor circuit. In this example, the procedure mentioned above is carried out recursively on the assumption that it is necessary to shorten a delay time further. That is, the above-mentioned procedure is performed on each of graphs having output 904 and output 905. First, among partial graphs having output 904, a partial graph having the same group of tips of edges pointing outside of the graph, i.e., partial graph 906 is extracted and replaced with another graph 908 as shown in Fig. 9(d). For a control signal for these nodes, output of another graph, 910 in this example, is given to provide the same logic function as the original. Also, among partial graphs having output 905, a partial graph having the same group of tips of edges pointing outside of the graph, i.e., partial graph 907 is extracted and replaced

with another graph 909 as shown in Fig. 9(d). For a control signal for these nodes, output of another graph 911 is given to provide the same logic function as the original.

The above procedure is repeated recursively to
 5 provide an arrangement shown in Fig. 9(e). At this step, each of all the nodes of plural graphs formed finally is replaced with a source-drain path of a pass transistor, and a non-inverted signal/inverted signal of a control variable of each node is given to the relevant gate terminal, thereby
 10 synthesizing a pass transistor circuit shown in Fig. 9(f).

For evaluating of the degree of improvement in delay time, the following compares circuits generated by the conventional designing method and the designing method of the present invention. Fig. 9(h) shows a conventional
 15 circuit formed by the conventional designing method. As shown in this Figure, there are provided 15 stages of pass transistors along a transfer path (920) which a signal determining delay time goes through. In the circuit formed by the designing method of the present invention, there are
 20 only four stages of pass transistors along a transfer path (912) through which a signal determining delay time goes. In this case, time required for propagation through 11 stages of pass transistors can be eliminated in the circuit formed by the designing method of the present invention.

25 Fig. 9(g) shows an embodiment of circuit in which voltage amplifier circuits (913, 914, 915, 916, 917, 918, 919) are inserted to prevent a flow of steady-state current in the circuit arrangement shown in Fig. 9(f) so that a

potential of the gate input is increased sufficiently to power supply voltage level when the gate of the pass transistor gate receives an output from another pass transistor.

5 Having described our invention as related to the embodiments shown in the accompanying drawings, it is to be understood that the invention is not limited to the specific embodiments and that various changes and modifications may be made in the invention without departing
10 from the spirit and scope thereof.

For instance, in the embodiment shown in Fig. 1 or 2, after a loop through steps 103, 104 and 105 or a loop through steps 203, 204 and 205 is carried out at least once, if a target specification is not met in the second loop
15 execution, the program may be terminated to meet any required limitation on CPU time, memory allocation for the program, etc. Even in this case, it is to be understood that the first loop execution is covered by the technical scope of the present invention. Also, the termination of the program in
20 case that a target specification is not met in the second loop execution is regarded as an effective modification of the target specification in step 101 or step 201, which is also covered by the technical scope of the present invention.

In another modified embodiment of the present
25 invention, field effect transistors for configuring pass transistor circuits are not limited to MOSFETs made of silicon, but MESFETs comprised of GaAs compound semiconductor may be used instead.

Still more, it will be obvious to those skilled in the art that pass transistor logic circuits formed in accordance with the present invention are applicable to such LSI devices as general-purpose processors, signal
5 processors, video processors, etc. in order to reduce entire power consumption and delay time by providing random logic functions for interpreting RISC-type instructions in control of an instruction execution unit, for example.

According to the present invention, there is
10 provided a logic circuit designing method for configuring semiconductor integrated pass transistor circuits which need a smaller number of necessary transistors, and are capable of reducing power consumption and delay time and implementing more complex logic functions.

What is claimed is:

1. A method of designing a logic circuit to be integrated on semiconductor, as implemented by using an automatic designing device comprising a central processing unit, a memory device and a man-machine interface device, characterized in that a program stored in the memory device executes the following steps:

(a) having logic functions being inputted which are for determining logic relationship between logic inputs and logic outputs and a target specification of delay times between the logic inputs and the logic outputs;

(b) forming a binary decision diagram as defined in the following paragraph (b-1) for at least part of the logic functions as given by a designer;

(b-1) the binary decision diagram being one formed by combining a plurality of nodes each having a control variable, two input edges and one output, wherein the control variable of each node represents a logic input to a relevant logic portion, either one of the two input edges of each node is selected according a logical value of the control variable, and a signal applied to the selected input edge is transferred to the output of the node;

(c) replacing at least part of a plurality of nodes in the binary decision diagram formed in the step (b) or in a diagram formed in the subsequent step (e), with a pass transistor circuit as defined in the following paragraph (c-1);

(c-1) the pass transistor circuit comprising a

10

15

20

25

(e-2) a signal of the control variable of the replacing node in the diagram after the replacing being logical combination of plural signals for control variable

s of relevant plural nodes in the binary decision diagram before the replacing, so that a condition is kept that a logic function of the binary decision diagram after the replacing is identical to a logic function of the binary
5 decision diagram before the replacing;

(f) replacing at least part of nodes in the diagram after the replacing in the step (e) with the pass transistor circuit, by using the procedure in the step (c), so that the following signal supplying schemes are adopted;

10 with first, second and third pass transistor circuits defined in the paragraph (c-1) in relation to one replacing node after the replacing in the diagram after the replacing, a first signal supplying scheme being adopted between the first and the second pass transistor circuits,
15 in which an input signal applied to a control input of one pass transistor circuit is a signal of an output of other pass transistor circuit, a second signal supplying scheme being adopted between the second and the third pass transistor circuits, in which an input signal applied to
20 either one of the first input and the second input of one pass transistor circuit is a signal of an output of other pass transistor circuit; and

(g) checking whether simulated delay time with the pass transistor circuit obtained in the step (f) meets the
25 target specification given in the step (a) by using procedure in the step (d).

2. A method of designing a logic circuit to be

5 executes the following steps:

10 the logic circuit;

in the following paragraph (b-1) for at least part of the logic functions as given by a designer;

15 by combining a plurality of nodes each having a control variable, two input edges and one output, wherein the control variable of each node represents a logic input to a relevant logic portion, either one of the two input edges of each node is selected according a logical value of the control variable, and a signal applied to the selected input edge
20 is transferred to the output of the node;

25 a pass transistor circuit as defined in the following
paragraph (c-1);

(c-1) the pass transistor circuit comprising a control input, a first input, a second input, an output,

a first field effect transistor having a source-drain path connected between the first input and the output, and a second field effect transistor having a source-drain path connected between the second input and the output, wherein
5 a gate of the first field effect transistor responds to a signal applied to the control input, a gate of the second field effect transistor responds to an inverted signal of the signal applied to the control input, and a signal of either one of the first input and the second input is
10 transferred to the output;

(d) checking whether at least one of simulated occupied area and simulated power consumption of the pass transistor circuit obtained in the step (c) meets the target specification given in the step (a), and executing the
15 following steps (e), (f) and (g), if the specification is not met;

(e) replacing at least plural groups of nodes in the binary decision diagram with replacing nodes and a group of shared nodes, so that conditions indicated in the
20 following paragraphs (e-2) and (e-3) are satisfied;

(e-1) each node group within plural node groups before the replacing comprising a plurality of nodes, wherein a mutual coupling form and an input signal for a control variable of the plural node groups before the
25 replacing are identical to each other;

(e-2) an output of a group of shared nodes being applied as a control variable for plural replacing nodes after the replacing, so that a condition is kept that a logic

function in the binary decision diagram after the replacing is identical to a logic function of the binary decision diagram before the replacing, wherein the group of shared nodes correspond to the plural nodes among which the mutual
5 coupling form before the replacing and an input signal for a control variable are identical to each other;

(e-3) an external group of tips of input edges of plural replacing nodes, of the diagram after the replacing coinciding with an external group of tips of input edges
10 of relevant plural groups of nodes, of the binary decision diagram before the replacing;

(f) replacing at least part of nodes in the diagram after the replacing in the step (e) with pass transistor circuits, by using the procedure in the step (c), so that
15 the following signal supplying schemes are adopted;

with first, second and third pass transistor circuits defined in the paragraph (c-1) in relation to plural replacing nodes after the replacing in the diagram after the replacing, a first signal supplying scheme being adopted
20 between the first and the second pass transistor circuits, in which an input signal applied to a control input of one pass transistor circuit is a signal of an output of other pass transistor circuit, a second signal supplying scheme being adopted between the second and the third pass
25 transistor circuits, in which an input signal applied to either one of the first input and the second input of one pass transistor circuit is a signal of an output of other pass transistor circuit; and

(g) checking whether at least either one of a simulated occupied area in the chip and simulated power consumption with the pass transistor circuit obtained in the step (f) meets the target specification given in the step (a) by using procedure in the step (d).

ABSTRACT

A program for automatically designing a logic circuit used for a method of designing a pass transistor circuit, by which the number of required transistors, delay time, power consumption and chip area of the pass transistor circuit is reduced. The program executes the following steps: a) receiving inputted logic functions which define the logical relationship between the inputs and the outputs, and inputted target specifications, b) generating a binary decision diagram from part of the logic functions received at (a), c) replacing the graph nodes formed at (b) with pass transistor circuit, d) judging whether or not the simulation characteristics of the pass transistor circuit described in (c) meets the target specifications described in (a), and executing the following steps when the judgment is "no", e) replacing part of the graph generated by the procedure described in (b) with another graph, f) allocating a new binary decision diagram to the control inputs of the nodes of the replaced graph prepared at (e), and g) repeating the steps (c) and (d) for the graph prepared at (f).

FIG. 1





FIG. 2



301 LOGIC FUNCTION DESIRED
BY DESIGNER

$$\begin{aligned} \text{OUT} = & A \cdot B \cdot D \cdot E \cdot G \cdot H \\ & + A \cdot B \cdot \bar{D} \cdot F + A \cdot B \cdot \bar{E} \cdot F \\ & + \bar{A} \cdot C + \bar{B} \cdot C; \end{aligned}$$

FIG. 3(b)




FIG. 3(d)




FIG. 4(a)




FIG. 4(b)




FIG. 5(a)





FIG. 5(b)



LOGIC FUNCTION DESIRED
BY DESIGNER

$${}^{601} \text{ OUT} = A \cdot B \cdot D \cdot E \cdot G \cdot H \\ + A \cdot B \cdot \overline{D} \cdot F + A \cdot B \cdot \overline{E} \cdot F \\ + \overline{A} \cdot C + \overline{B} \cdot C;$$

FIG. 6(b)




FIG. 6(c)




FIG. 7(a)

LOGIC FUNCTION DESIRED
BY DESIGNER

- 701 ~
702 ~
703 ~
704 ~
- $$\begin{aligned} \text{OUT1} &= A \cdot B \cdot G \cdot H + \overline{A} \cdot C + \overline{B} \cdot C; \\ \text{OUT2} &= A \cdot B \cdot G \cdot H + \overline{A} \cdot D + \overline{B} \cdot D; \\ \text{OUT3} &= A \cdot B \cdot G \cdot H + \overline{A} \cdot E + \overline{B} \cdot E; \\ \text{OUT4} &= A \cdot B \cdot G \cdot H + \overline{A} \cdot F + \overline{B} \cdot F; \end{aligned}$$

FIG. 7(b)





FIG. 7(c)



LOGIC FUNCTION DESIRED
BY DESIGNER

$$801 \quad \text{OUT1} = A \cdot B \cdot H \cdot G + \overline{A} \cdot C + \overline{B} \cdot C;$$

$$802 \quad \text{OUT2} = A \cdot B \cdot H \cdot G + \overline{A} \cdot D + \overline{B} \cdot D;$$

$$803 \quad \text{OUT3} = A \cdot B \cdot H \cdot G + \overline{A} \cdot E + \overline{B} \cdot E;$$

$$804 \quad \text{OUT4} = A \cdot B \cdot H \cdot G + \overline{A} \cdot F + \overline{B} \cdot F;$$

FIG. 8(b)




FIG. 8(c)




FIG. 8(d)





FIG. 8(e)



LOGIC FUNCTION DESIRED
BY DESIGNER

901 OUT = A · B · C · D · E · F · G · H
 · I · J · K · L · M · N · P · Q;

FIG. 9(b)




FIG. 9(c)




FIG. 9(d)




FIG. 9(e)




FIG. 9(f)




FIG. 9(g)





FIG. 9(h)



30/34


FIG. 10

$$\text{OUT1} = A \cdot B \cdot H \cdot G + \overline{A} \cdot C + \overline{B} \cdot C;$$

TRUTH TABLE OF LOGIC
FUNCTION OUT1


INPUT					OUTPUT
A	B	C	G	H	OUT1
0	0	0	0	0	0
0	0	0	0	1	0
0	0	0	1	0	0
0	0	0	1	1	0
0	0	1	0	0	1
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	0	1	0
0	1	0	1	0	0
0	1	0	1	1	0
0	1	1	0	0	1
0	1	1	0	1	1
0	1	1	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	0
1	0	1	0	0	1
1	0	1	0	1	1
1	0	1	1	0	1
1	0	1	1	1	1
1	1	0	0	0	0
1	1	0	0	1	0
1	1	0	1	0	0
1	1	0	1	1	1
1	1	1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	1

FIG. 11



```
mn01 n01 in0 vss vss nmos l=0.5um w=5um
mn02 n01 in1 vss vss nmos l=0.5um w=5um
mn03 n03 in2 n01 vss nmos l=0.5um w=5um
mp01 n02 in0 vdd vdd pmos l=0.5um
w=10um
mp02 n03 in1 n02 vdd pmos l=0.5um
w=10um
mp03 n03 in2 vdd vdd pmos l=0.5um
w=10um
```

```
module test ( in1 , in2, in3, out1, out2);
input in1, in2, in3;
output out1, out2;
wire w1;
CellA U1 ( .i0(in1), .o1(w1) );
CellB U2 ( .i0(in2), .i1(in3), .o1(out2) );
CellC U3 ( .i0(w1), .i1(out2), .o1(out1) );
endmodule
```




32/34

FIG. 12


LOGIC FUNCTION DESIRED
BY DESIGNER

out1 = *****;
out2 = *****;


REDUCED BBD



TRANSISTOR NETWORK



INSERTION OF BUFFER



CELL MAPPING




FIG. 13(a)





FIG. 13(b)



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Prior Application: Y. SASAKI et al
Serial No. 08/930,219
Filed: October 20, 1997

Group Art Unit: 2763
Examiner: H. Jones
For: METHOD FOR DESIGNING SEMICONDUCTOR
INTEGRATED CIRCUIT AND AUTOMATIC
DESIGNING DEVICE

REQUEST FOR APPROVAL OF PROPOSED DRAWING CORRECTIONS


Commissioner of Patents
Washington, D.C. 20231

Sir:

The applicants request approval of the proposed drawing corrections shown on the attached copies of Figs. 3(b), 3(c) and 3(d).

These corrections are the same as those filed in the parent application, which were approved by the Examiner.

Respectfully submitted,


John R. Mattingly
Registration No. 30,293
Attorney for Applicants

MATTINGLY, STANGER & MALUR
104 East Hume Avenue
Alexandria, Virginia 22301
(703) 684-1120
Date: September 11, 2000

FIG. 3(b)




FIG. 3(c)





FIG. 3(d)



DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT AND AUTOMATIC
DESIGNING DEVICE

the specification of which (check one)

☐

is attached hereto.

☒

was filed on October 20, 1997

as Application Serial No. 08/930,219

and was amended on _____

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed

<u>7-99204</u> (Number)	<u>Japan</u> (Country)	<u>25/Apr./1995</u> (Day/Month/Year Filed)	<input checked="" type="checkbox"/> Yes	<input type="checkbox"/> No
<u>7-96487</u> (Number)	<u>Japan</u> (Country)	<u>21/Apr./1995</u> (Day/Month/Year Filed)	<input checked="" type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<input type="checkbox"/> Yes	<input type="checkbox"/> No

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

PCT International Application

<u>PCT/JP96/01104</u> (Application Serial No.)	<u>April 24, 1996</u> (Filing Date)	<u>abandoned</u> (Status: patented, pending, abandoned)
<u>08/633,486</u> (Application Serial No.)	<u>April 17, 1996</u> (Filing Date)	<u>patented</u> (Status: patented, pending, abandoned)
<u>08/633,053</u> (Application Serial No.)	<u>April 24, 1996</u> (Filing Date)	<u>pending</u> (Status: patented, pending, abandoned)
_____ (Application Serial No.)	_____ (Filing Date)	_____ (Status: patented, pending, abandoned)

(Continued on Page 2)

I hereby appoint the following attorneys/agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith and with any divisional, continuation, continuation-in-part, reissue or re-examination application with full power of appointment and substitution of associate attorneys and agents, and to receive all patents which may issue thereon: Thomas E. Beall, Jr., Reg. No. 22,410; Michael J. Colitz, Reg. No. 37,010; Joseph D. Dreher, Reg. No. 37,123; Christopher B. Fagan, Reg. No. 22,987; Jude A. Fry, Reg. No. 38,340; John X. Garred, Reg. No. 31,830; Michael E. Hudzinski, Reg. No. 34,185; Jeffrey M. Ketchum, Reg. No. 31,174; Richard M. Klein, Reg. No. 33,000; Thomas E. Kocovsky, Jr., Reg. No. 28,383; Sandra M. Koenig, Reg. No. 33,722; Petar Kraguljac, Reg. No. 38,520; Scott A. McCollister, Reg. No. 33,961; James W. McKee, Reg. No. 26,482; Shrinath Malur, Reg. No. 34,663; John R. Mattingly, Reg. No. 30,293; Richard J. Minnich, Reg. No. 24,175; Jay F. Moldovanyi, Reg. No. 29,678; Philip J. Moy, Reg. No. 31,280; Timothy E. Nauman, Reg. No. 32,283; Sue Ellen Phillips, Reg. No. 32,046; Patrick R. Roche, Reg. No. 29,580; Alan J. Ross, Reg. No. 33,767; Albert P. Sharpe, III, Reg. No. 19,879; Daniel J. Stanger, Reg. No. 32,846; Eric A. Stephenson, Reg. No. 38,321; Mark S. Svat, Reg. No. 34,261; John C. Tiernan, Reg. No. 21,073; John M. Vasuta, Reg. No. 38,353. Address all correspondence to: FAY, SHARPE, BEALL, FAGAN, MINNICH & McKEE

[X] 104 East Hume Avenue
Alexandria, Virginia 22301 (703) 684-1120

[] 1100 Superior Avenue, Suite 700
Cleveland, Ohio 44114 (216) 861-5582

I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, Section 1001, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

宣誓日

発明者フルネームサイン

氏名タイプ欄

Date April 1, 1998 Inventor Yasuhiko Sasaki Yasuhiko Sasaki

Residence Koganei-shi, Japan Citizenship Japan

Post Office Address 2-2-19-102 Higashi-cho, Koganei-shi, Tokyo 184, Japan

Date April 1, 1998 Inventor Kazuo Yano Kazuo Yano

Residence Hino-shi, Japan Citizenship Japan

Post Office Address 6-6-6 Tamadaira, Hino-shi, Tokyo 191, Japan

Date April 1, 1998 Inventor Shunzo Yamashita Shunzo Yamashita

Residence Tokorozawa-shi, Japan Citizenship Japan

Post Office Address 1-16-2003 Miyuki-cho, Tokorozawa-shi, Saitama-ken 359, Japan

Date April 1, 1998 Inventor Koichi Seki Koichi Seki

Residence Hino-shi, Japan Citizenship Japan

Post Office Address 2-11-10 Hirayama, Hino-shi, Tokyo 191, Japan

Date _____ Inventor _____

Residence _____ Citizenship _____

Post Office Address _____

Date _____ Inventor _____

Residence _____ Citizenship _____

Post Office Address _____